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ABSTRACT 
The design of a modular data quantizer circuit for fiber-optic data link 
receiver applications is described. The circuit converts small analog pul~s from a 
preamp to digital ECL output levels. 
The circuit provides 60dB of gain at a -3dB bandwidth of 160MHz, through 
wide-band linear differential amplifier stages. This gives the circuit an input 
sensitivity of 1.8m V, for good overall receiver sensitivity. It has a wide dynamic 
input range of 58d8. This will accommodate a variety of optical network 
configurations, where the input power to the receiver varies, depending on how 
close it is to the transmitted optical signal. 
Low input offsets of < lmV are achieved through a transconductance 
amplifier configured in a DC feedback loop. This provides auto-zero cancellation of 
input offsets. Additional features include AC or DC coupling, an output disable 
circuit which latches the data outputs in the absence of an input signal. This 
eliminates output "chatter". Also, .a link monitor flag circuit gives an indication of 
the presence of an input signal. 
The circuit is fabricated in AT&Ts Microwave Complementary Bipolar 
Integrated Circuit (CBIC-U) technology, and operates from a single 5V power 
supply. Bit error rate, sensitivity, and eye diagram measurements have shown 
satisfactory performance at data bit rates of up to 600Mb/s. 
1 
CHAPTER I 
1.1 Hblorkal Review & Optlw Rettift!' Application 
Fiber optics is becoming the technology of choice for telecommunication 
systems. Advances in lightwave components and implementation of new standards, 
such as Fiber Distributed Data Interface (FDDI) and Synchronous Optical Network 
(SONET), are having a substantial effect on short and long-haul networks. 
Traditional copper-based systems face inherent bandwidth limitations and 
EMI/RFI problems. These systems also have a definite weight and size 
disadvantage in the cables. Optical fibers need only a fraction of the space that 
copper-coax cables require. 
Due to the tremendous bandwidths offered by optical fiber communication 
systems, the optoelectronic devices and electronic circuits that supply and receive 
data are becoming the focus of attention for higher bandwidths and improved noise 
sensitivity. The electronic and optoelectronic interfaces are what limit the system 
data bit rates. A basic optical fiber communication system is composed of a 
transmitter, optical fiber, and the receiver. 
The system bandwidth is primarily determined by the receiver. Dynamic range and 
sensitivity are other parameters associated with the receiver. Four principal 
functions of the optical receiver are [ 1]: 
2 
l'#aotoddtction - convenion of an optical lignal into an electrical 
signal containing the information being communic.atcd, which can be 
extracted. 
Amp./ificarion - incrCMing the amplitude of the electrical signal from 
the photodetector to the levels neccs.sary for effective utiliz.ation of 
the signal. 
Filtering - limiting the bandwidth of the receiver to what is required 
for the signal spectrum and designing the frequency respon.sc H(jw) of 
the receiver in order to optimize its performance. 
Signal Processing - processing the amplified and filtered signal to 
provide the proper output signal characteristics or interface needed by 
the user. 
Therefore, an optical receiver contains a photodetector, which will convert a 
normally weak optical signal into a correspondingly weak electrical signal, and 
subsequent amplification and signal processing stages that produce an electrical 
signal of sufficient power and impedance level to convey the transmitted 
information to the system user. 
A receiver photodetector is actually composed of a photodiode, either a PiN 
diode or an avalanche photodiode (APO), and the first electronic circuit stage, 
known as the preamp. Since the output of the photodiode with applied light is a 
current, a transimpedance amplifier is predominantly used as the preamp, giving a 
small voltage signal output. A very basic block diagram of an optical receiver is 
shown in Figure 1.1 The voltage from the preamp is coupled into the decision 
circuit. AC or DC coupling can be used, depending on the application. The 
photodiode and preamplifier are commonly referred to as the receiver "front end," 
and the decision circuit and subsequent stages are referred to as the "back end." The 
design of the preamplifier is usually such that noise produced in subsequent circuit 
stages has a negligible effect on the overall receiver signal-to-noise ratio (S/N). 
3 
.... 
Figure 1.1: Basic block diagram of optical receiver 
Sensitivity is usually defined as the minimum received signal power, such that 
the output signal has a bit error rate (BER) of < 10-9 for intensity modulated optical 
signals, otherwise known as ON/OFF keying (OOK) [2]. This is similar to pulse 
code modulation (PCM) of analog signals. It is usually expressed in dBm and is a 
negative number, meaning that the sensitivity is less than lm W. The noise produced 
in the receiver will tend to mask small signals, thereby increasing the minimum 
input power required. Improved sensitivity is equivalent to a lower minimum signal 
power needed for the BER requirements. 
The total noise is dominated by thermal noise, and is therefore directly 
proportional to the bandwidth of the preamp. This would suggest that bandwidth 
should be kept to a minimum for better S/N ratio. However, smaller bandwidths 
will result in slower rise times and spreading of the pulse shape to the point where 
the successive pulses start to overlap. Now the receiver may not be able to 
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diltinguilh between them. and binary 1/0 decision errors will re5uh. Thu 
interference between adjacent pulses is known a\ intersymbol interf crence ( ISi), 
and is inversely proportional to bandwidth. Optimum preamp bandwidth design is a 
trade-off between ISi and S/N or s.cnsitivity [3]. Improvements in sensitivity for an 
optical fiber system arc obtainable through the use of an APD, with carrier 
multiplication. This would be used instead of a PiN diode in the photodetcctor pan 
of the receiver. Other improvements will be obtained ultimately with the 
development of coherent optical communication techniques., which is similar to 
supcrheterodyne detection in radio communications. However, these improvements 
also have increased cost associated with them. 
Although the receiver sensitivity is primarily determined by the 
·photodctector /preamp stage, the data decision point occurs in the comparator or 
decision circuit stage. The decision circuit usually will have its threshold level set so 
that there is an equal probability of error for HI and LO logic level decisions in the 
output signal. Amplification and filtering stages are also present in this section of 
the receiver. 
Because noise is a random variable, an exact value of the noise at a specific 
time cannot be determined. When the noise is coQibined with the signal, the range 
of values of signal plus noise which represents a binary 1 will overlap the range for 
just the noise alone, which represents a binary 0. Because of this, decision errorh 
cannot be reduced to zero. 
Optical data link (ODL) transmitters and receivers are designed to be low-
cost communication systems for shorter distances (-2Km). These low-cost 
receivers often use asynchronous detection without built-in clock recovery or 
retiming circuits. Clock recovery is more critical to longer distance regenerative 
systems such as undersea fibers. Here, the clock recovery circuit retimes the logic 
5 
tra.mitiom of the outputs to remove phuc noise or jitter which occun OYer the 
longer distances due to factors such as dispersion due to the optical fiber, puh.c 
width distortion, and timing jitter. Without retiming of the data. the jitter problem., 
would be additive at each regeneration of the signal. For the ODL receiver, the 
decision circuit outputs arc us.cd directly as the data outputs. Historical advance5 in 
0Du have seen bit rates increase from 50Mb/s to greater than 200Mb/s, as well as 
data linb designed to meet FDDI and SONET standards. 
Monolithic integration is essential for these optical receivers to achieve 
small, highly reliable circuits with low power dissipation and improved speed [4]. 
The decision circuits in the 0Du utiliu wide-band differential amplifie~. Higher 
bit rate receivers, on the order of a few gigabit/s, tend to use digital D flip-flop 
circuits [5]. Most decision circuit or comparator outputs are ECL or TTL 
compatible. Usually, comparators with ECL outputs have faster response time than 
those with ·1·rL outputs [6]. 
1.2 Scope or Thesis 
This Thesis presents a modular approach to the back end decision circuit or 
data quantizer circuit, implemented in a separate integrated circuit (IC) chip. This 
allows flexibility in matching different front end circuits to the back end circuit. 
Also, separate front end and back end ICs have improved stability i·mplications due 
to a reduction in parasitic feedback paths. Figure 1.2 shows the partitioning 
between the front and back end circuits in the ODL receiver. The data quantizer 
section contains the decision circuit, along with the data link status monitor circuits. 
The link status monitor basically is a wide-band full-wave rectifier circuit with ECL 
outputs. It gives an indication of the presence of an optical signal, as opposed to 
monitoring if the receiver performance is meeting a BER requirement, which 
6 
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Figure 1.2: Modularity concept in receiver partitioning 
usually is < 1 error per 109 data bits. The circuit .directly interfaces with the clock 
recovery circuit, as indicated in Figure 1.2. 
The output from the preamplifier is coupled into the decision circuit, which 
basically is comprised of cascaded stages of wide-band linear amplifiers. These 
provide up to 60dB of gain, amplifying the front end signal to the level needed for 
the ECL DATA outputs. The logic level voltage swing of these outputs 
• 
IS 
,.;., 800m V . 
l>"P 
The circuit input accepts a wide dynamic range of signal strengths 
( > 55dB). This is needed for the typically large range of output voltage from the 
preamp which can be as small as 2m V , and > 1.2V . P-P p-p 
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A transconductance amplifier is available for configuring in a f ecdback loop. 
Used with an c.xtemaJ bypas.s capacitor, the circuit provideJ DC feedback for auto-
zero input offset c.anccllation. 
Other existing decision circuits. such as those by Micro Linear and Signetics., 
arc limited to 100 Mbaud data ratc.1. The data quantiur, of this thesis., is designed 
to operate at higher data rates. The circuit has been characterized at 600 Mbaud 
with satisfactory performance. The circuit was implemented as a redesign of an 
existing one chip receiver IC comprised of both front end and back end circuits. 
The components from the front end circuits were utilized to add some of the above 
mentioned features to the existing decision circuit, as well as making it a more 
modular design. 
This work will concentrate on the frequency response of the data path, along 
with a complete design analysis of the sub-circuits in the feedback loop. Both open 
and closed loop frequency response of the circuit will be evaluated. Because of the 
modularity concept of the circuit, different input configurations can be compared, 
such as DC coupling of the preamp and decision circuits versus AC coupling. 
Circuit simulations will be presented for comparison to theoretical results. 
Packaged IC models have been characterized to access the design performance. 
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CHAPTER 2 
DESIGN CRIJ'ERIA & TIIEORY 
2.1 Block-uvel Deslp 
2.1.1 Dat. Quantizer Circuit Topology 
Regardless of the actual circuits used as a solution in making up the optical 
receiver, there are primary functions that the circuits must perform. As previously 
mentione~ these are amplification and signal processing of the photodetector 
signal. This circuit uses wide-band linear differential amplifiers to perform 
asynchronous detection of the signal. That is, the circuit performs a conversion of 
the variable amplitude, analog preamp signal to a digital logic level swing. This is 
illustrated in Figure 2.1. The use of complementary signals offers good rejection to 
common mode noise. 
The design of the data channel represents an optimization of bandwidth, 
propagation delay, and power dissipation parameters [7]. Specifically, this becomes 
the question; for a given overall voltage gain, what is the number of gain stages and 
what is the gain of each stage to be used for optimization of the parameters. It is 
well known that the overall bandwidth of the system will decr~ase exponentially as 
the number of gain stages increases 
9 
Optical 
Pre llllpWier 
Signtl 
R 
DECISION CIRCUIT DAT A CHANNEL 
+ 
V1 A1 
R 
Vref 
Decision Tore shold 
1 1 
0 0 
( Diff erentia.l ) Signal 
Figure 2.1: Cascaded chain of n linear amplifiers 
+ 
YO 
linearly. Usually, circuits reported in the literature for speed optimization do not 
include power dissipation constraints. However, for realistic circuits. this is an 
important parameter. The following analysis provides a derivation of the number of 
gain stages to be used for optimization of the design parameters [8]. 
Referring to Figure 2.1, it is assumed that the amplifier chain consists of n 
identical, non-interacting stages. This means that the input impedance is infinite 
and the output impedance is = 0. This approximation is reasonable for this level of 
analysis. ·1he desired dynamic range of input signal is such that only the last or 
output stage operates in the non-linear range, with the previous· amplifiers being 
linear. This provides a minimum of propagation delay with fast rise and fall times of 
the output signal from the overdriven stage. The total system gain Av is equal to the 
product of the· individual stage gains. The individual stage gain A is found by 
X 
A = A *A * ... A => A = A l/n V 1 2 n X V (2.1) 
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Each individual gain can be expressed u a product of a transronductance 
GM, that is proponionaJ to the amplifier supply current ix' and a resistance R1 u 
shovm bclOVt' 
i 
X Ax• GM R • ~ R XX Vk X 
(2.2) 
The proportionality corut.ant is 1/V .... To a first order, the frequency 
respo~ of each individual amplifier c.an be assumed to be determined by a single 
dominant pole or time constant t which is equal to the resistance R and a lumped 
I I 
capacitance C as shown below 
I 
t : R C 
X X X 
(23) 
Equations (2.2) and (23) can now be combined to give the time constant of 
the amplifier in terms of its gain as follows 
A 
t 
X t A t A 1/n 
- GM C 
:::c 
-
X X 0 X 0 V X 
where, 
t 
1 vk 
- GM C = ~ ex 0 X 1 X X 
The total supply current I for n stages can be approximated by 
cc 
I = ni => 
CC X 
and equations (2.5) and (2.6) can be· combined to give 
vk 
1
0 
= n C - nt ' I. X o 
cc 
11 
(2.4) 
(2.5) 
(2.6) 
(2.7) 
where, 
(2.8) 
Intuitively, the total system propagation delay t, through n stages, is equal to 
l 
the sum of the individual time constants as shown below 
(2.9) 
This is a good approximation for a large number of stages; hO\llcver, there is 
some error for < 5 stages. Although, for insight into the design optimization, 
equation (2.9) is accurate enough without making the math unnecc~ily tedious. 
Now, an cxpre~ion for the total system propagation delay as a function of n-numbcr 
of stages can be obtained by a combination of equations (2.4 ), (2.7), and (2.9) 
t = n A l/n t = n2 A l/n t ' 
t V O V 0 
(2.10) 
Equation (2.10) is shown plotted in Figure 2.2 as propagation delay, 
normalized to a particular value of t ', versus the number of gain stages n for 
0 
different values of gain. It can be seen that the propagation delay decreases to a 
minimum value, then increases for either a smaller or larger number of gain stages. 
The relative minimum for propagation delay can be found by differentiating 
(2.10) with respect ton, this gives 
--dn -
dA 
dn· = 
[ . 
n2 Avl/n ln (Av)] 
lo' 2n Avl/n - 2 
n 
fo' Avl/n {2n - ln(Av)} 
setting the derivative equal to O and solving for n results in, 
ln(Av) 
n - 2 opt. 
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=> 
(2.11) 
(2.12) 
ft 
Plop. 
Delay 
100 ~-----t-~--~-~----+---...-...---+----~ 
fM.u fr I IQ 
2 ~ 6 8 10 
D (I or gain stages) 
Figure 2.2: System propagation delay vs number of gain stages 
Now, with an expression for the optimum number of stages, the optimum 
gain of each stage for minimum propagation delay can be found. From (2.1) and 
(2.12), 
A = A 1/n~. = A 2/ln(Av) 
x(opt.) V -v => 
2ln(Av) 
ln (Ax(opt.)) = ln. (Av) = 2 => 
2 A = e = 7.389 
x(opt.) (2.13) 
Therefore, the optimum gain for each stage is a fixed value, and the optimum 
number of gain stages for minimum propagation delay can be found from (2.12) as 
shown in Figure 2.2. 
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2.1.2 Opm Laop Gaba 
To amplify smaJI signals from the preamp, that arc on the order of lmV , 
p-p 
to the 800mV ECL output swing. a total gain of -60dB is needed. For minimum 
propagation delay, equation (2.12) can be used to give the optimum number of 
individual gain stages. This results in n = 3.45 stages. Obviously, the number of 
opt. 
stages used must be a whole number. Referring to the curve in Figure 2.2, going to 
a smaller than optimum number of stages results in a sharp increase in the 
propagation delay. Going to a larger than optimum number of stages gives a more 
gradual increase in the propagation delay. Therefore, this circuit basically uses 4 
gain stages, each with A - 15dB. 
X 
2.1.3 Input Seuitivity 
If the effects of noise could be neglecte4 then the input sensitivity or 
minimum detectable signal would be determined by the total gain of the amplifier 
stages. Characteriz.ation of an available front end preamplifier circuit showed the 
typical RMS noise voltage a = 0.9mV. A range for a of between 0.8mV and 1.5mV 
was predicted by ADVICE computer simulations [9]. Even if the back end circuit 
could detect signals smaller than about lm V, they would be swamped by the front 
end noise, resulting in a poor signal-to-noise ratio. Experience with the original 
receiver IC shows the input referred noise for the decision circuit to be < 60u V 
RMS. Clearly, the signal-to-noise ratio is determined by the front end noise. Low 
noise characteristics requires that devices with poor noise characteristics, such as 
zener diodes, active loads, and large value resistors, must not be used in the signal 
path [10]. 
14 
2.1.~ Wide Dynamk Ranae 
The strength of the optical signal delivered to the receiver depends on the 
attenuation that occur5 in the optical fiber. The amount of attenuation is directly 
related to the length of fiber between the trammitter and receiver. The dynamic 
range of the fiber optic system will primarily be determined by the receiver front 
end as long ac; the decision circuit can acttpt an input range that is greater than the 
complete range of output voltage from the preamp. To s.atisfy thes.c conditions., it is 
desirable the input dynamic range be > 55dB. This is a range from 2m V to larger p,-p 
than 1.2V p,-p 
For small input signals, the decision circuit must provide full amplification 
for the required output logic levels. The linear amplifier stages operate as 
comparators in an open loop configuration. As mentioned, the back end dynamic 
range should be greater than the output from the front end. Therefore, the input to 
the decision circuit must be able to handle voltages greater than the output logic· 
level swing. No automatic gain control (AGC) is used in this circui~ so the linear 
amplifiers must act as limiting stages also. This is an inherent feature with the 
differential amplifiers used. 
Referring back to Figure 2.1, it was assumed that the amplifier stages were 
identical and non-intera.cting. It has been shown that the minimum over-all rise 
time for a given gain is achieved through using all gain stages that are similar [8]. It 
i~ usually desired that the output stage have fast rise and fall times for conversion to 
a digital signal. Therefore, the input to the last stage is overdriven to square the 
output signal. This will however, also increase the propagation delay of the signal. 
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.2.1.5 Bandwidth Requlremmt, 
The cascaded chain of linur amplifiers making up the decision circuit act 85 
a series of single pole low-pass filters to the data signal. The bandwidth of the 
re~iver will affect the shape of the PCM pulse. The PCM pulscs usually arc used in 
a non-return-to-zero (NRZ) data bit format. The amount of distortion of the pulse 
depends on how the bandwidth compares to the frequency spectrum of the PCM 
pulse. However, it usually is not necessary that the exact shape of the transmitted 
pulse be preserved. The distortion of the pulse shape is important only to the extent 
that it affects the ability of the receiver to make binary decisions on the data [ 1 ). 
The correlation of receiver bandwidth to the data bit rate and the effect on 
the PCM pulse shape will be investigated. The bandwidth requirements for the 
back end decision circuit relative to the overall receiver bandwidth will also be 
presented. 
The spectrum for a rectangular PCM pulse of duration T is obtained by 
taking the Fourier transform of the time domain response. This is shown in Figure 
2.3. The spectrum extends to infinity, but it can be approximated by a bandwidth 
2 
that goes to the first zero of the spectrum. This would suggest that a bandwidth of T 
Hertz would be needed. 
X(f) - VT sinTfT TfT (2.14) 
For the NRZ data bit format, the d~ta bit rate R can be related to the pulse 
width by 
1 R=-T (bits/sec.) (2.15) 
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Figure 2.3: Frequency spectrum of rectangular PCM pulse 
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T 
By simply looking at the spectrum of the PCM pulse, the conclusion might be made 
that the bandwidth needed would be twice the bit rate. However, the actual effect 
of a low-pass filter on the pulse must be investigated. 
The Fourier transform pair for an ideal low-pass filter is given in the 
following equations 
F (jw) - { 1, lwl < Wo (2.16) 
{ 0' lwl > Wo 
f(t) 
sinw0 t (2.17) 
-
rt 
The output pulse shape is given by the convolution of the rectangular PCM pulse 
and the time domain response of the filter. This is shown in Figure 2.4 for several 
bandwidths. 
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Figure 2.4: Correlation of received pulse shape to bandwidth 
When the filter bandwidth is greater than the bit rate, the flat top of the 
pulse starts to appear and the duration of the pulse decreases to the original pulse 
width T. When the bandwidth is less than 0.5R, the pulse height does not reach its 
full amplitude. Smaller bandwidths result in slower rise times and spreading of the 
pulse width occurs. The original flat top of the pulse is not necessary for recovering 
the information conveyed in the data bit. However, as the pulse duration increases 
the successive pulses in the data stream begin to overlap. When this becomes 
significant, the interfetence between adjacent pulses, known as intersymbol 
interference (ISi), will result in the receiver making errors in the binary decision. 
The effects of ISi can best be understood by examination of the "eye 
diagram" in Figure 2.5. It is formed by the superposition of psuedo-random 
sequences of PCM pulses. The decision points are made at the center of the eye 
opening. For a good system, the decision threshold or intersection of the rising and 
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falling edge.1 or the lignal ,hould be at the 50% poinu of the lignal tramition from 
the binary O to a 1. The eye diagram in Figure 2.S i5 for a filter with a bandwidth 
equal to half the bit rate of the signal. All of the pulse shapes in Figure 2.4 can be 
seen in the diagram, depending on the su<XCS..\ive number of 1 's in the psucdo-
random sequence of bits. The larger the eye opening. the more reliable will be the 
binary derision. Although the original pulse shape i5 significantly degraded 
I I 
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Figure 2.5: Eye diagram with BW = 0.5R 
for a bandwidth = 0.5R, the eye diagram is adequate for a reliable systeIIL A 
smaller bandwidth for the same bit rate, or a faster bit rate for the same bandwidth 
would cause the eye opening to close, resulting in less reliable decisions. Noise in 
the system can also cause the same effect. Experience with practical receivers, 
where noise effects cannot be neglected, has shown the optimum bandwidth to be 
equal to 0.65R [3]. Therefore, the minimum bandwidth for bit rate R is given by 
BW = O. SR (Hz) (2.18) 
For example, a signal bit rate of R = 300Mb/s would require a minimum receiver 
bandwidth BW = 150MHz. 
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The decuion circuit bandwidth requirement.I c.an be e5tablished by looking at 
the transfer function for the f rant end and back end circuit\. For simplicity, both 
sectiom of the receiver arc represented by single dominant pole amplifier stages. 
The break frequency or pole of the front end is w , and the back end is w Then the 
1 2 
transfer function is given by 
(2.19) 
The magnitude of the function is given by 
IHI = (2.20) 
The bandwidth is defined by the frequency at which the magnitude curve is 
3dB down from the DC or low frequency value. This is when 
(2.21) 
Combination of (2.20) and (2.21) results in an expression that .relates the 
overall system bandwidth w to the individual stage poles 
1 
- -
ci1-
(2.22) 
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U c.11 is > ..Ji w1, then the last tenn in (2.22) will be small compared to the 
other tenm and can be neglected. This gives a more us.able formula for the overall 
bandwidth as 
1 1 (2.23) 
- -w 
"'1 
Also for this condition, _ h < w < w , which means that the overall bandwidth will 
v2 i 
not be less than Therefore, the receiver bandwidth BW is primarily 
determined by the front end. As the back end bandwidth w is increased further, the 2 
bandwidth w approaches the exact value of w . This suggests a back end bandwidth 1 
criteria of 
w2 > 2w = 2BW 
(2.24) 
when combined with (2.18) gives 
w2 > 2 ( 0 .-5R) => w2 > R (Hz) (2.25) 
The bandwidth criteria in (2.25) represents a very conservative design 
approach. For a given data bit rate R, w can be smaller. The penalty is a slower 2 
rise time for the ·output signal; however, this usually is acceptable as long BER 
requirements are met. Also, a smaller bandwidth effectively slows down the back 
end such that the power consumption decreases during the switching intervals. 
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1.2 Chnll Fealara & Dae. St.eec 
NOVI that the design criteria for the deCWon circuit bu been cstabli!hed. the 
futures of the actual data quantiur circuit will be pre.s.cnted. Some of the 
information is actually from simulation and measurement results for the circuit. It is 
briefly presented here with the specifications in order to highlight the circuit 
features and to have that information together in one section. 
The decision circuit is shown in more detail in Figure 2.6. The output from 
the preamplifier is coupled into 4 cascaded stages of wide-band linear amplifiers, 
providing 60dB of gain at a -3dB bandwidth of 160MHz. The circuit will operate at 
much higher bit rates than what the bandwidth would indicate, with good results. 
The penalties are slower rise times of the output signal and an increase in the input 
sensitivity level. The data outputs of the output driver stage are FlOOK ECL-
cornpatible. This is a standard topology for the output stage which is a basic ECL 
switch (differential amplifier) driving low output-impedance emitter follower buffers 
[ 11 ]. The specified output logic levels for this ECL logic family are shown in Table 
2.1. 
The circuit input has a wide dynamic range of 58dB. The range is from the 
input- sensitivity of 1.8m V P-P' up to the saturation level of the decision amplifier 
which is 1.5V p-p· 
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Figure 2.6: Block diagram of data quantizer circuit 
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Low {VOL) -1810 -1715 -1620 mV 
Voh - Vol 595 763 930 mV 
The circuit offers differential 750 input resistances which can be tied to a 
reference voltage. External resistors can also be added to increase the value of 
input resistance. Either the internal reference voltage -3 Vbe, or an external 
voltage source can be interfaced to the resistors through the voltage buffer circuit. 
This provides a low impedance node to reduce common mode signal at the 
amplifier input. Either AC or DC coupling can be used to feed the preamplifier 
signal into the circuit. 
An output disable circuit is included to latch the DATA outputs in the 
absence of input signal. This eliminates output "chatter" caused by noise at the 
circuit input. The circuit is activated by applying an ECL LO logic level at the 
disable circuit input. This results in latched condition with DATA=LO and DATA-
Bar=HI. The input signal could be a control signal from a microprocessor. The 
disable circuit -input is internally tied HI to allow normal circuit operation while 
leaving this input float. Another useful application is to prevent incorrect data from 
being passed by the system if the incoming signal falls below the power level set by 
the link monitor circuit. This is accomplished by feeding the FLAG output signal 
into the disable circuit input. 
Input offset is very small ( < lmV) with auto-zero cancellation. This is 
achieved by using the integrated transconductance amplifier in a DC feedback loop. 
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The signal iJ tapped from midway through the cascaded amplifier chai~ then low 
pau filtered and fed back to the amplifier input in a negative f cedback 
configuration. The feedback loop is also used to provide the volt.age reference for 
the DC coupled configuration. 
The circuit operates from a single .SV power supply. A standard -.S.2V can be 
used for ECL application. or + .SV can be used for ·rwsed· ECL logic levels. Thi! 
would be similar to a TTL application. but with ECL logic level swin~. 
Independent power supply pins arc provided for the data channel circuits and 
the link status monitor circuit This reduces parasitic coupling between the data 
signal and the link status output There is also a separate pin for the data output 
stage power supply V ccA· This supply is only for the output emitter follower buffers 
so that changes in load currents during switching will cause no change in the data 
channel supply V cc This would be occur because of the small but finite inductance 
of the V ccA bond wire and package lead. All of the supply pins are then tied to the 
common V cc supply outside the package. 
For comparison, existing decision circuits by Micro-Linear and Signetics, are 
compared to the data quantizer (ODI.rDQ) as shown in Table 2.2. Most of the data 
is for typical operating conditions of V cc = + 5V and Tamb. = 25°C. A direct 
.comparison of the input referred noise (EN) values is not valid. This is because the 
noise is integrated over the bandwidth, and the circuits have different values of 
bandwidth. 
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TABLE 1.2: ComparatJYe data dleec or declak>• drcult 1pecifkalion1 
Symbol Paramder 
DC DC Specifications 
Ice 
VIN 
VIN 
Vos 
Vee Supply Current 
Input Sensitivity 
Max Input Signal 
Input V-Offset 
(No Auto-Zero) 
AC AC Specifications 
BW 
EN 
tPD 
Small Signal 
Bandwidth 
Input Ref erred 
Noise 
ECL Output 
Propagation Delay 
Slpdkt ODL-DQ u-Unear 
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42 
2.0 
1.6 
75 
75 
1.8 
1.5 
1 
160 
60 
(max) 
12 
65 
2 .. 0 
1.4 
3 
65 
25 
(typ) 
10 
Unllt 
mA 
mVp-p 
Vp-p 
mV 
.MHz 
uV 
nS 
•. \ 
~·::-,, 
2.J DC Feedback 
The design criteria and features of the decision circuit have been explored in 
detail. Specific criteria for operating the circuit with the DC feedback loop for input 
offset cancellation must be evaluated. Depending on the application. Vos may or 
may not be a problem. In many audio applications the stages arc all capacitively 
coupled, thereby blocking DC volt.ages. For wide dynamic range applications, such 
as the decision circui~ Vos becomes a concern since useful signal levels arc 
comparable in magnitude to the offs.ct voltage. During an absence of input signaL 
the data outputs will "chatter" due to input noise, but the IX level of the outputs 
should be balanced. For large input offsc~ the outputs can be latched to the full 
ECL logic level swing. In this case the outputs will exhibit severe pulse width 
distortion for small input signals. 
A block diagram demonstrating the negative feedback loop is shown in 
Figure 2.7. The first 2 gain stages in the data channel form the error amplifier, a, 
which has about 30dB of gain and a frequency response of 2 dominant poles in the 
hundreds of MHz range. The feedback amplifier f is represented by the 
transconductance amplifier driving a load resistance RL: 
f = GM(RL) (2.26) 
A single dominant pole is set by capacitor CP for the frequency response off. 
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Vout 
C 
I 
Flpre 2. 7: Block diagram of feedback loop in data quantizer circuit 
Negative feedback is indicated since the error signal v e is equal to the 
diffe_rence of the input signal Vi and the feedback signal Vf. 
Ve = Vi - Vf (2.27) 
The output of the transconductance amplifier is a current, but since it is 
driving a load resistance, the -feedback amplifier overall acts as a voltage amplifier, 
representing series-shunt feedback [12]. The closed loop gain for the system A is 
given by the following 
A= 1 + af 
a (2.28) 
where, the loop gain T is equal to the product of the error and feedback amplifiers: 
T = af (2.29) 
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The conditions for stability come from the Nyqui5t criterion which states that 
the magnitude of the loop gain should be le.55 than unity at the frequency where the 
phase shift around the loop equals -180°: 
ITUw)I < 1 where,phTUw) = -18'r (230) 
Typically, negative feedback is used to stabilize closed loop gain over a 
desired frequency range. The gain is usually> unity. For Vos canccllatio~ a closed 
loop gain of < unity (OdB) is desired, only at DC or very low frequency. The 
desired gain vs frequency curve is shown in Figure 2.8. 
Au w)) 
(dB) 
0 
Figure 2.8: DC feedback frequency response curve 
Evaluation of (2.28) shows that in order for I A(jw) I to be < 1, f must be > l so 
that the loop gain T is > a. With the dominant pole in the feedback path, the 
magnitude of the feedback will decrease to zero as frequency increases. The system 
is then back to the open loop gain of the wideband amplifiers. Ideally, there would 
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be a zero in the closed loop transfer function at DC or w • 0, since the magnitude of 
the gain must reach the open loop value over the desired frequency band of the 
signal. However, this would require a capacitance value CP = infinity. 
The closed loop transfer function i5 derived by substituting the open loop 
functions a ( s) and t ( s) into equation (2.28). This will give more insight into how 
the DC feedback cancel5 the OC offsc~ and yet allows the data signal to be 
amplified by the full open loop gain of the data channel. The error amplifier, a, has 
2 high frequency dominant poles, so the transfer function i5 given by 
a (s) = (231) 
The dominant pole of the feedback amplifier f is determined by the filter capacitor 
CP, giving the transfer function as 
f (s) - s 
1 + -Po 
(2.32) 
For good signal transfer, the feedback must go to zero over the signal 
frequency range; therefore, PO < < P2,P3. Since the feedback will only be active a~ 
low frequencies, P2 and P3 can be neglected for the closed loop response. The 
derivation of A ( s) is as follows 
Vo ao 
A(s) = -Vi -
- 1 + a 0 f (s) 
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f 
1 + s Po 
• • ao 1 + - 1 + -Po ao Po 
• • lo (1 + a0 t} 1 + Po(l • 
1 + ao • t) 1 + -+ ao P1 
(2.33a) 
As the frequency dependent terms of the equation are separated from the OC gain.\, 
2 changes become evident Firs~ the dominant pole P0 in the open loop response 
becomes a z.ero ~ in the closed loop response. Also, another pole P 1 is created and 
is higher in frequency than P0 by a factor of TO the loop gain: 
Finally, the transfer function is given by 
A (s) -
s 
1 + Zo 
s 
1 + -P1 
(233b) 
(2.33c) 
It is desirable to decrease the closed loop gain A ( s) by making f > 1. However, as 
seen in (2.33b ), as f gets larger so does pole P 1. P 1 is the comer frequency where 
the gain curve, after rising at + 20dB/dec. because of the zero Z0, levels out at the 
open loop_gain a0 . P1 must be kept low enough so that it does not extend into the 
frequency range of the signal. 
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CHAPTER3 
SUB-CIRCUIT DESIGN 
3.1 lntrodudi·OD 
The transistor level circuit design is now presented. The sub-circuits 
implement the design criteria obtained from the fiber optic system requirements, as 
discus.sed in Chapter 2. 
The design analysis will concentrate on the circuits in the data signal path of 
the decision circuit and the DC feedback loop. The data channel is comprised of 4 
linear differential amplifier stages. The first 2 stages are included in the feedback 
loop. The voltage gain and frequency response of these circuits are investigated. 
The frequency response includes calculation of dominant poles and bandwidth. 
This is important for the stability analysis that was presented in Chapter 2. 
The transconductance (GM) amplifier provides th.e feedback path for input 
offset cancellation. The circuit functionality is presented along with calculation of 
the gain, which is of importance in determining the feedback factor f . The 0 
frequency response is also investigated, although it will be set by an external 
dominant pole capacitance for offset cancellation. 
The output drive stage not only drives the load, but is compatible with digital 
100K ECL logic. This stage provides voltage gain and temperature stabilization ·of 
the output logic levels. 
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The high frequency analysi5 use~ the hybrid-w- model for the bipolar 
tra.ruistor. This model is very us.cful to a first order for manual calculations. 
However, there arc some limitations that become significant at higher frequencies. 
The basic model ignores lateral current flow in the transistor hasc, along with the 
exccs.s phase shifts that are due to the distributed nature of the actual traruistor 
parameters. This causes the model to be inaccurate at frequencies approaching fr 
of the traruistors. Usually, the model is simplified further by the Miller~ffect 
approximatio~ which assumes that the load is purely resistive with negligible 
capacitive loading at the output. These inaccuracies are most critical in predicting 
the response of feedback circuits, and a more sophisticated model should be used 
[ 1 O]. 
However, the feedback loop used in this circuit operates only at DC and low 
frequencies. Therefore the hybrid-T model is used for insight into the manual 
calculations. 
3.2 Linear Wide-Band Amplifiers 
The input stage, along with the voltage reference circuit and input 
termination resistors, provide the interface with the signal from the· preamp. The 
input s·ensitivity of the decision circuit is determined by this stage. This is because 
errors, such as Vos, induced from the first stage will be multiplied by the total 
circuit gain, resulting in large errors at the output. Errors induced by the 
subsequent stages are not as important, since they are only multiplied by smaller 
• gains. 
The second and third stages provide additional amplification of the signal. 
The circuits are similar, with only a difference in setting the DC bias. The input and 
second stages utilize a bandgap reference which generates the bias currents. The 
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third stqc has its biM controlled by the output disable circuit. In the diuble mode, 
the circuit simply turru; off the bias to the third stage, and also forces the input.s to 
the output driver circuit such that the outputs arc in the ECL logic LO state. 
Thus, the gain of the first 2 stages is stabilized over temperature, the third 
stage will vary slightly. l-lowever, this is acceptable since over most of the input 
signal dynamic range, the third stage will be in the nonlinear region of operation. 
The output driver, on the other hand, has a bandgap reference control of the OC 
bias to assist in stabilization of the output logic levels. 
3.2.1 Input Stage 
The input stage or decision amplifier (DECAMP) uses a basic emitter-
coupled pair differential amplifier topology 
Q1 
RE 
I 
I 
I 
~ RL 
Q3 
- Vout + 
1TAIL 
Vee 
Q2 
RL 
Q4 
RE 
VEE 
Figure 3.1: Emitter-coupled pair with emitter follower inputs 
' I 
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with emitter follower input buffers., u seen in Figure 3.1. The entitter-roupled pair 
is useful for the input stage bcca~ of its low offs.ct voltage and high frequency 
response. Casc.adcs of these stages can be directly coupled without interstage 
capaciton. The emitter follower buffers arc used to obtain high input impedance 
and low input currents. 
The effect of the emitter follower buffers on the amplifier tran5fcr function 
can be neglected for frequencies of operation that are < 10% of fr. The voltage 
gain is • 1 as long as the product of the transconductance and emitter resistor is 
much greater than unity: 
where, 
A EF ii 1 
V 
A EF 
V 
.gml 
RE 
=> 
=> 
=> 
for, gm 1RE >> 1 
voltage gain of emitter follower buffer 
transconductance of transistor Q 1 
emitter resistor 
(3.1) 
The high frequency gain is controlled by a pole and a zero in the transfer 
function. Typically, the zero is slightly higher in frequency. than the pole, but both 
are near the fr of the emitter follower transistor [ 12]. 
The transfer function for the emitter-coupled pair is obtained by using the 
small-signal equivalent of the differential-mode half circuit as seen in Figure 
3.2a&b. The equivalent circuit in Figure 3.2b is simplified further by using the 
Miller-effect approximation for the collector-base junction capacitance C u3· This 
capacitance is replaced by a capacitor in parallel with c ... 3 and another in parallel 
with C cs3' giving equivalent capacitances of 
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Aho, 
+ 
vi 
-
where, 
CT a CTJ + ( 1 + gm/L) cu.J (3.2) 
CL a ca.3 + cu.3 (33) 
C • C. + gmlP 
r JC 
(3.4) 
' l ~ RL --
I 
Ra J i . 
r Q3 ()---'\ !\j\ vi . . l 
(a) i -~ 1 
-
-
Ra rb3 Cu3 
+ 
v1 rn3 Cn3 RL Cca3 
(b) 
Figure 3.2: (a) Differential-mode half circuit for emitter-coupled pair 
(b) Small-signal equivalent circuit 
C T3 => base-emitter junction and diffusion capacitance 
gm3 =>· transconductance of transistor Q3 
RL => differential amplifier load resistance 
cu3 => collector-base junction capacitance 
ccs3 => collector-substrate capacitance 
C. => base-emitter junction capacitance 
Je 
IF => forward base transit time 
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+ 
VO 
-
Paruitic wiring capadtanca from the IC layout can be lumped into CL. the 
total collector capacitance. Circuit analysis of Figure 32b give5 the transfer 
V 
0 function a ( •) • v . The DC gain a is given by i 0 
and the tramf er function is given by 
a{s) • 
a{s) • 
where, 
a 
0 
{RS + rb3) rr3 
{ 1 + sRL CL) 1 + sCr --------
{ Rs + rb3 + rr3) 
=> 
a 
0 
f3 0 
small-signal input resistance = -gm 
(3j) 
(3.6) 
Rs => source resistance ( equal to the output resistance Ro of 
the emitter follower buff er) 
=> base spreading resistance 
The negative s·ign in (3.5) indicates that the amplifier is invert.ing. Equation 
(3.6) shows 2 poles as 
-1 PL=----
(2..-RLCL) 
(Rs + rbJ + r..-3 ) 
(RS + rbJ) r..-3 
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(3.7a) 
(3.7b) 
Most of the tenm UJCd in (3.2) through (3.6) arc obtained from the 
proce55ing parameters. However the tramconductance gm depends on the design 
value for the transistor OC collector current according to 
(3.8) 
where VT is the thermal voltage constant = 25.8mV at room temperature. It has 
been shown that the derivation of optimum transistor biasing for minimum 
propagation delay in the basic emitter-roupled pair results in a value of I 
c.,opt 
= 1. lmA [8]. Using this and (3.5), the proper load resistance RL is found, such that 
the amplifier gain a = 15dB. The real frequency value of the poles are found by 
0 
substitution of s = jw into (3.6) and using the PSPICE models to obtain the 
following small-signal parameters used in (3.7) 
rb3 = 550 cjc3 =- 405fF cu3 - 107fF 
C = 
cs3 195fF fF a 3 28.7ps 
with the values of the poles as 
p2 - -931 MHz and, PL= -3.5 GHz 
p2 
. 
seen to be the dominant ·pole and approximately sets the -3dB lS 
bandwidth of the amplifier. A more representative schematic is shown in Figure 3.3. 
Transistors 05 and 06 are used to shift down the maximum voltage on the 
collectors of 03 or Q4 at the stage output. This is so that the input of the 
subsequent stage is not saturated. Transistors 07 and Q8 make up the tail current 
source and are biased by a band gap reference. 
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Figure 3.3: Wide-band differential amplifier stage 
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3.1.2 Vos CAkulalloa 
The overall input ofhet of an amplifier is actually composed of an input 
offset voltage Vc)s and an input offset current Jos. These represent the effect of all 
the component mismatches within the amplifier, referred back to the input. In the 
emitter-roupled pair, the offset is due to mismatches in transistor base width and 
doping level, collector doping leve~ effective emitter are~ and in collector load 
resistors. In more general terms, Ios is primarily due to differences in input 
currents because of mismatches in transistor /3. Also, Vos is primarily due to 
mismatches in transistor V be [ 13 ]. 
Since voltage sources are used at the inputs of the first stage, the input base 
currents see the same thevenin impedance, and Vos is more of a concern than Ios. 
Vos is then the differential input voltage which must be applied to the amplifier to 
drive the output to zero. Providing this cancellation voltage is the purpose of the 
feedback loop. The voltage is developed at the input through the current output of 
the transconductance amplifier driving the input resistance. The maximum Vos is 
calculated here, to determine the current drive requirements of the 
transconductance amplifier. 
The following calculation of Vos assumes that the transistors are of uniform 
base, rb = 0, and that the component mismatches are statistically independent. The 
analytical procedure involved is then less tedious. Through variational analysis, the 
input offset is 
VOS - VT (3.9) 
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The fint 2 tenm are due to emitter refiltor mismatche5 and transiltor saturation 
current dcmity mismatches in the emitter follower buffers. The third and founh 
tcmis arc due to load resistor mismatches and saturation current mismatches in the 
emitter-roupled pair. 
The numerical value for the offset is obtained from a worst-asc saturation 
current density mismatch of ± 8o/o, and a resistor mismatch of ± 1 %. This gives 
Vos • VT './.0001 + .0064 + .0001 + .0064 
,mu 
(mV) 
Vos - 2. 96mV 
tmax (3.10) 
The sensitivity of input offset to temperature is not zero. Therefore, even if 
input offset is trimmed to be as low as possible or cancelled out, as the temperature 
changes, the offset will increase. Besides temperature, supply voltage changes and 
aging of the device will also increase the offset. The best solution is auto-zero of the 
offset. This correction is independent of temperature, age, and power supply. 
3.2.3 Second Stage 
The equations presented in Section 3.2.1 for development of the amplifier 
transfer function are also used with the second stage. The circuit is the same as that 
in Figure 33, only with different emitter resistors in the emitter follower buffers. 
The outputs from the first stage are directly coupled into the second stage and so on 
to the third and output stages. Following the same derivation, the poles are found 
to be 
P3 - -758 MHz and, PL = - 3 • 3 GHz 
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Q 
P 3 is seen to be the dominant pole and approximately scu the -3dB bandwidth of 
the amplifier. 
• 
3.3 TraascondDCUJlce Ampllfttt 
The primary application of the DC f ecdbad loop is as was shown in Figure 
2.6. The output of the feedback amplifier must drive the low input impedance of 
the termination resistors at the input stage. Therefore, a voltage input to current 
output circuit is used. The current driving the input resistors, gives an overall 
voltage gain for the amplifier. Since high output resistance is needed for the 
feedback amplifier, a cascode configuration is cho5en. The c.ascode amplifier has 
benefits of large voltage gain in a single stage with an active PNP load, high output 
impedance, and a reduction in the high frequency feedback that occurs from the 
output to the input through C as occurs in the common-emitter stage used in the 
u 
basic differential amplifier [ 14 ]. A basic c.ascode differential amplifier will first be 
presented. Then, the advantages of the folded cascode amplifier will be 
investigated. The small-signal gain will be determined through analysis of the small-
signal equivalent circuit. 
3.3.1 Folded Cascode 
The cascade configuration is a common-emitter stage driving a common-base 
stage. It has a higher degree of isolation between its input and output than does the 
common-emitter stage. This is because the reverse transmission through the 
compound device stage is reduced by the impedance mismatches between the 
transistors. . The cascode amplifier can be configured as a differential amplifier as 
shown in Figure 3.4. This configuration eliminates common-mode DC output 
voltage sensitivity to device mismatches and component variations;. Now the 
common-emitter collector output sees the input to the common-base stage as the 
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load instead of Re. This reduces the Miller effect on QI, thereby redud111 the 
feedback through C . 
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Figure 3.4: Basic cascode differential amplifier 
It is important that the source resistances are matched. This minimizes any 
DC offsets in this amplifier due to the input base currents. Also, noticeable are the 
emitter degeneration resistors RE. These provides local series feedback in the 
stage, to stabilize the gain. Other benefits are an increase in input impedance and 
an increase in the linear input range for the differential pair. This increases the 
range of offset that the feedback amplifier can cancel. Although the amplifier 
shown here has a voltage output, these principals and benefits will be applied to the 
actual feedback amplifier. 
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A substantial du.advantage of tlliJ configuration is the decrcue in input 
dynamic range from the ba..\ic emitter--ooupled pair. The common-base tnuwlton 
03 and 04, in Figure 3.4, need adequate collector-emitter bi~ voltage. Thu 
directly subtracts from the available input dynamic range. 
The folded aiscode amplifier maintaim the larger input dynamic range of the 
ba.\ic emitter-coupled pair as well as the benefits of the case.ode configuration. The 
folded aiscode transconductance amplifier is shown in Figure 3.5. Herc the 
common-base transistors arc "folded over" and feed into a current mirror. Because 
of the change of direction in the current flow, these transistors arc now PNPs. The 
bias voltage for the common-base transistors is provided by the V be multiplier 
formed by 08 and R 1 and R2. The voltage supplied to the bases of the PNPs 
(referenced to VJ is given by 
(3.11) 
The single-ended output allows the circuit to source and sink current that is 
proportional to the differential 
input voltage. Here, the load current into the reference leg of the current mirror is 
controlled by the collector current of 01 through the folded ca.scode transistor 03. 
Similarly, the current through cascode transistor Q4 is controlled by the collector 
current of 02. And, the current into the mirror transistor Q6 is also controlled by 
I cl" The output current I
O 
is equal to the difference of I c4 and I en' which are both 
respectively controlled by I c2 and I cl. Therefore, the currents are related by 
(3.12) 
44 
The cirruit still hu emitter degeneratio~ which u a voltage to current 
amplifier, helps to stabilize the overall transconductance GM even against 
variations in the tail current. Also, the output resistance Ro increases. 
I 
/ 
/ 
/ 
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J.J.2 Small~lpal Gaba 
The smalJ-signaJ equivalent circuit for the b.Mic cascode amplifier in Figure 
3.4 c.an be us.cd to derive the overall GM for the folded casrode circuit To 
determine the -3dB bandwid~ the device parasitics of the current mirror must also 
be included since a portion of the output signal from the feedback amplifier goes 
through it However, the frequency response of the feedback amplifier will be 
dominated by the external capacitor CP and the termination resistor at the input 
stage. 
The low frequency equivalent circuit for the differential-mode half circuit is 
shown in Figure 3.6. However, the placement of Re is the ~e as in the folded 
casrode circuit. The r b of 03 is neglected; this is reasonable except at very high 
frequencies. The circuit is further simplified by treatment of the emitter 
degeneration resistor R~ as shown in Figure 3.6. It is replaced by the new simple 
common-emitter stage with the following parameters 
Ri I - rrl ( 1 + gm 1RE) (3.13) 
R0 1 - r 01 (1 + gm.1RE) (3.14) 
gml 
'(3.1.5) GM - + gm 1RE) (1 
also for the common-base stage of Q3, 
R03 = ·so3r o3 (3.16) 
ao3 1 (3.17) r --e3 
_gm3 gm3 
I 
C (3.18) ao3 - -I 
e 
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where., 
r 
rl 
r 
0 
rc3 
a.o3 
•> 
•> 
•> 
•> 
{Jo 
small-signal input resistance =- -
gra 
i ncre men ta1 output resis t.ance 
effective emi ttcr resistance 
product of emitter injection efficiency and base 
transport factor ( - 1) 
The benefits due to emitter degeneration are evident from (3.13) through 
(3.15). It is evident that the Miller effect is reduced since the collector of Ql secs 
the parallel combination of Re and re)· The common-base stage has a current gain 
from emitter to collector of 03 of a o3' which says 
i == a (i ) = i 
cJ o3 cl · cl (3.19) 
Therefore, the overall transconductance of the circuit GM is approximately equal to 
the transconductance of the common-emitter stage GM . 
1 
A few correction factors will give better accuracy. These are due to the 
voltage divider between Rs + r bl and R/ at the circuit input, the actual current gain 
of the 03 stage a 0 3, and the current divider between Re and the input resistance of 
the 03 stage re)' which is 
K - Re 
Finally, the overall GM of the circuit is given by 
GM -
• 1 
0 
--
v 
s 
R. ' 1 
R R 
{a03 K GM1 } ( i' + s + rbl) 
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(3.20) 
(3.21) 
It should be noted that Rs in (321) i5 output reilitance of the emitter 
follower buffer in the third amplifier stage. The input signal to the feedback 
amplifier and the link status monitor flag circuit is actually tapped off the data 
channel after the input buffer of the third stage, not directly at the output of the 
second stage. 
The equivalent voltage gain for the circuit can be derived by adding the load 
that the GM amplifier will drive. This is shown in Figure 3. 7. Here, Ro is the 
output resistance of the circuit and is the parallel combination of Ro
3 
and the 
output resistance Ro of the current mirror of transistors 05 and 06 from Figure C5 
3.5. Ro will typically be in the MO range. Ro is found by 
C5 
where, 
+ 
Va 
-
VA 
r = o I 
C 
VA = > Transistor Early voltage 
lo 
RI GMvs Ro RL 
(3.22) 
(3.23) 
+ 
Cp Vo 
-
Figure 3.7: Two-port small-signal equivalent of GM amplifier 
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... 
Rt.. lhown in Figure 3.7, representl the termination reffltor at the input 
stage, and CP i5 the dominant pole capacitance w.cd in the feedback loop. Sin~ 
typically the condition will exist where RL < < Ro, the output voltage v will be the 
0 
product of the output current and RL The low frequency gain r is then derived u 
0 
follO'N5 
V - i RL 0 0 and, i • GMv •> o a 
V 
0 
t - V - GM(RL) 
0 8 
which is the same as equation- (2.26 ). This gives the pole PO from (232) as 
1 p :a----
0 (2TRLCP) 
(324) 
(3.25) 
Plugging in the appropriate parameters from the PSPICE models for the 
transistors, the value for GM is found to be 
GM = 1. 14 6 (mA/V) (3.26) 
When this and RL = 750 is used in (3.24 ), f = .086 is the result. This is far less 
0 
than the desired gain of the feedback amplifier of f > 1. As mentioned earlier, 
0 
external input resistors can be used to increase the input resistance in the data 
quantizer circuit. A value of 5KO increases the gain to f . = 5.7 or 15.ldB. Now the 
0 
feedback gain is the same as one of the individual gain stages in the data channel. 
"3.4 Data Output Driver Stage 
The output stage, shown in Figure 3.8, is a standard topology for an FlOOK 
EClrcompatible output buffer. Basically, it is a linear differential amplifier stage 
similar to the first three. The differences are that the outputs of the emitter-coupled 
pair drive large emitter follower transistors 07 and 08, and the cross-connected 
51 
diode and resistor ~mbi1U1tion of QS and 06 and RS and R6. The ou·tput drive 
tramiston arc large enough to drive the external 500 loads to a V cc· - 2V supply. 
The diode and resistor combi:nation provides temperature compensa~on of the ECL 
output logic levels by controlling the output voltag~ level over the required-
temperature range. During the switching intervals, both diodes tum oft so that the 
gain does not deaca.\C. A separa·te power supply pin V a:A provides power to the 
emitter-roupled sl38e and the large output driver transistors. 
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Figure 3.8; FlOOK ECL output drive stage 
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CHAl'l'ER 4 
FABRICATION 
4.1 Hlgb-F~uency Technology 
The ability for an integrated circuit (IC) to perform well at high frequencies 
is strongly dependent on the frequency response characteristics of the active devices 
used. Often circuit techniques can be used to optimize performance, but this is no 
substitute for having devices with good high-frequency characteristics. Special 
considerations must go into the structure of such devices. 
Typically, the NPN bipolar transistor has the best high-frequency 
characteristics, and is used in the signal path of most circuits. Therefore, building 
blocks such as· active loads usually are not used in wide-band amplifiers. IC 
Processes that do have PNPs, are often lateral or substrate devices with poor 
characteristics, and so they are confined to biasing applications. 
The Complementary Bipolar Integrated Circuit (CBIC) technology features 
vertical NPN and PNP transistors with comparable gain and frequency 
characteristics. The advantage here is that circuit designs can have high output load 
drive capability, large input and output voltage swings, reduced power consumption, 
and still operate at high-frequencies. However, these advantages require higher 
wafer fabrication costs due to additional masks and diffusion steps. 
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4.1.l Detb Reqalnmeau 
For an amplifier to operate up to a panicular -3dB bandwidt~ the desirable 
ft of the tr-amistors needs to be 5-10 times higher in frequency [ 10). To increase fr, 
emitter-base and collector-base junction areas must be minimiud to reduce 
parasitic capacitance. Also, the transistor base width must be kept to a minimum to 
reduce the tramit time tF. The traruistors must be bi~d at high emitter currents, 
where fr is maximum. 
Because of base current crowding. the base-emitter transistor action tends to 
occur along the emitter periphery instead of underneath the emitter. Therefore, to 
minimize the parasitic series base spreading resistance r b' a multiple base and 
emitter narrow stripe geometry is used. The reduction in rb is also good for noise 
considerations. The parasitic series collector resistance is reduced by use of a low-
resistance buried layer under the collector. 
4.1.2 AT&T CBIC-U Process 
The CBIC-U process offers complimentary transistors that are true vertical 
devices. The 12V NPN has a typical fr = 4 GHz with f3 = 125. The 11 V PNP- has 0 
a typical fr = 2.7 GHz with f3 = 35 [15]. Cross-sections of the transistors are 0 
shown in Figure 4.1. The transistors are junction isolated. After the buried layers 
for the transistor collectors are iID:planted into the p-type substrate, an n-type 
epitaxial (n-epi) layer is grown on top. This. layer forms the collector region of the 
NPN, surrounded by a p-type diffusion isolation ring. The PNP collector is formed 
by a deep p-type implantation in the epi layer. The transistor collector regions wrap 
around the base regions which. are implanted. The n-epi serves as the substrate for 
the PNP transistor and should be tied to the most positive potential in the circuit to 
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Figure 4.1: CBIC-U transistor structure 
maintain device isolation. Similarly, the p-subltrate should be tied to the most 
negative potential. 
4.2 IC Layout 
The data quantizer circuit Ls processed in AT&Ts Microwave CBIC-U 
technology. The circuit is a re-metallization of an existing base chip which Ls a 1-
chip receiver IC design. This is different than a linear array design, in that 
transistor, resistor and capacitor size and location is optimized for a preamp circuit 
and decision circuit on one chip, and not a generic tile layout of certain components 
as in an array. The components from the preamp circuit were utilized in adding the 
new features, such as output disable circuit, the voltage buffer circuit, and the OC 
feedback circuit. Also, the original circuit was designed when the technology was in 
its early stages. At that time it was felt that a mostly NPN design was a lower risk. 
Therefore, the entire data channel circuits use NPNs exclusively. The DC feedback 
amplifier, which is a new design, uses PNPs. 
The photomicrograph of the IC is shown in Figure 4.2. The right one-third of 
the IC contains the cascaded linear amplifiers with the bandgap references. The 
signal inputs are at the bottom of the IC and the data outputs are at the right, top 
comer. This separation reduces parasitic feedback from output to input. The link 
status monitor flag circuit is in the remaining upper, left side of the chip. The flag 
outputs come out to the left side of the IC, away from the signal path. This reduces 
parasitic coupling to the data signal. The new circuits are in the remaining lower, 
left side of the chip. 
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/ 
Figure 4.2: Chip photomicrograph of data quantizer IC 
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CHAPTERS 
EXPERIMENTAL RESULTS & ANALYSIS 
5.1 Circuit Simulation 
The design was verified through the use of ADVICE, the AT&T proprietary 
IC circuit simulator. After functionality of the circuit was established, the frequency 
response of the data channel was simulated to help predict the maximum bit rate. 
Then, the use of the feedback loop for input offset cancellation was investigated. 
The simulation results presented here are from the nominal device mcxiels at room 
temperature for comparison to calculated values. The various input configurations 
for the circuit are shown in Figure 5.1. The supply voltage is., + 5V. The data 
outputs are terminated by 500 to [V - 2V]. Worst-case simulations performed 
cc 
during the circuit design phase are not included. 
5.1.1 Open-Loop Response 
The gain vs. frequency curves for the linear amplifiers in the signal path were 
found through AC analysis of the circuit, using the configuration in Figure 5. la. A 
gain of 15dB and a -3dB bandwidth of 950 MHz for the input stage is shown in 
' Figure 5.2. A gain of 15dB and BW = 814 MHz for the second stage is shown in 
Figure 5.3. The gain for all 4 cascaded stages and the phase of the output signal is 
shown in Figure 5.4. The input signal is lmV or -60dB. The overall gain is p-p 
slightly larger than 60dB, with the extra gain in the output stage. It is the output 
stage that drastically limits the decision circuit's -3dB bandwidth to 160 MHz. 
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Thu primarily is due to the paruitic capaciUUlcc a.uociatcd with the large output 
emitter follower tramistors. It is possible to drive the output stqe at a higher 
current and improve the frequency response. However, power consumption also 
. increases. 
The differential output voltage of each stage vs. time wa5 found through 
tramient analysis of the circuit, using the same configuration. Figure 5.5 shows the 
outputs for a lOrnV , 400Mb/~ JOJO input signal pattem It can be ~en that the p,-p 
third gain stage (ECLAMP2) is operating in the non-linear range. The output rise 
and fall times are beginning to appear slow compared to the other signals. Figure 
5.6 shows the outputs for a 50mV , 600Mb/s, 1010 input signal pattern. It c.an be p,-p 
seen that both the second (ECl.AMP) and third stages are operating in the non-
linear, signal limiting region. The output rise and fall times now exceed the pulse 
width and the signal amplitude is degrading. This does not mean that the circuit is 
not useful at this bit rate, as long as BER requirements are still met. 
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5.1.l Clolecl-Loop Feedback & Vos CaaceilaUoa 
The GM transfer curve mea.c;ures output current vs. input voltage for the feedback 
amplifier. The linear range of the output current extends :! 200uA. as shown in 
Figure 5.7. This is more than sufficient for input offset cancellation. 
The -3dB bandwidth of the folded c.a.scode trans.conductance amplifier is 
given for 2 different values of RL as shown in Figure 5.8. For RL = 750, BW ::: 
181MHz; and for RL = 5KO, BW = 24.7MHz. This agrees with calculated values 
obtained by zero-value time con.stanJ analysis [ 12). For RL = 750, the voltage gain i5 
< unity, and the circuit shows -2 ldB attenuatio~ while the input is -20dB. For 
small values of Rt., the bandwidth changes very little, with the device parasitics 
determining the value. As RL increases, the parasitics of the output devices become 
dominant in setting the bandwidth. For RL = 5KO, the circuit shows 15dB of gain, 
which will give a more desirable closed-loop frequency response. 
The frequency response of the decision circuit with OC feedback is shown in 
Figure 5.9 for RL = 750. For these simulations, the input configuration of Figure 
5. lb was used, with the data outputs terminated the same as in Figure 5.la. 
Although the feedback does decrease the low-frequency gain, any input offset still 
gets amplified instead of attenuated, this is undesirable. The value of CP is .03uF, 
and the gain curve does agree with the calculations in section 2.3 for the closed-loop 
pole and zero. The closed-loop frequency response with RL = 5KO is shown in 
·Figure 5.10. Here, the stronger feedback decreases the low-frequency gain below 
unity, and input offset gets attenuated. A smaller value of CP = lOOOpF can be 
used. 
The effects of the DC feedback are seen in Figure 5.11. Here, the Data and 
Data-Bar outputs are shown for a lOmV input signal to the input stage with Vos 
P-P 
= +3mV. The pulse width distortion is very evident with the O's much longer than 
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the l '1 for the Data output. Then the output signah are again shown for the same 
conditions. but using the feedback loop. Herc, the offset is cancelled such that the 
output signal matches that of the circuit with no offset. 
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The metal mask generation and wafer fabrication were done by AT&T 
Microelectronics at Reading. Pennsylvani~ using the CBIC-U IC process. Since 
automated testing has not yet been dcvelopccl visually good chips were selected 
from the wafer af1er sawing. Th~ were packaged in 32-pin ceramic chip carrier 
packages to accommodate the inputs and outputs as well as the multiple power 
supply pads which arc then tied together on the printed-circuit test board. This 
package was cho~n for minimization of package lead inductance. 
The devices were then hand tested for functionality, using the s.amc test 
configurations as for the simulations. Tho~ that passed these tests were then also 
dynamically tested for sensitivity and BER measurements. 
S.2.1 DC Functionality 
Many of the characterization results were presented in Table 2.2 for 
comparison to other similar circuits. Typicalvalues for Vos were from .5 to .9mV. 
Other characterization included the loop transconductance of the feedback 
loop. This is a measures of 
' 1 
a GM= o v 1 
0 (5.1) 
It is similar to the transfer curve in Figure 5.7 for the feedback amplifier, but gives 
the GM amplifier output current vs. the input signal to the input stage. This is 
shown in Figure 5.12. The current scale is similar, but the voltage input is much 
smaller because of the gain of the first 2 linear amplifier stages. 
5.2.2 High-Frequency Dynamic Performance 
The test configuration of Figure 5.la was used with a device with low Vos < 
.4m V to evaluate how the open-loop bandwidth effects the eye diagram. This is 
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shown in Figures S.13, S.14, and S.1S for 200Mb/s, 400Mb/~ and 600Mb/s psucdo-
random word patterm respectively. The cyc-opcnin~ arc good for 200 and 
400Mb/s operation, but the eye staru to close at 600Mb/s. lfO'Ncvcr, this may still 
be acceptable, as long as the BER requirements are met. Actually, it is felt that 
estimation of maximum bit rate from single pulse trains or small-signal bandwidtm 
arc not sufficiently reliable methods. More informative for the particular 
application is the eye pattern of the output voltage [5]. 
The te.st configuration of Figure 5. lb was used to evaluate the effects of input 
offset on the eye diagram, and the ability of the feedback loop to cancel it A 
+ 3m V offset was added to the circuit by externally feeding current into the 5KO 
input resistor at D 1. The input signal amplitude was only 5m V , and at a bit rate p-p 
of 300Mb/s. The resulting eye diagram with no offset cancellation is shown in 
Figure 5.16a It can be seen that the decision threshold has been shifted in a 
positive directioIL There is also sever phase jitter in the output signal. The eye 
diagram with the DC feedback loop is shown in Figure 5.16b. It has good eye 
opening and is the same as the device with low Vos used in the open-loop 
configuration. 
The sensitivity and bit error rate measurements were performed on the low 
Vos device using the configuration in Figure 5.la The test set-up is shown in Figure 
5.17. The tau-tron Bit Error Rate transmitter model STX-1101 is driven by a 
Wavetek signal generator. The DATA output of 'the tau-tron, which is a 2
7
-1 
psuedo-random word bit pattern, drives the Dl input of the data quantizer circuit 
through a -26dB attenuator which gives better resolution of the input signal at low 
levels for the sensitivity measurements. The input signal amplitude is measured 
with a high impedance FET input probe to a Tektronix model 11801 digital 
sampling oscilloscope. The scope triggers off the SYNC Pattern output for 
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m~uring the input pulsc5. The SYNC Oock output ~ used to trigger the scope for 
looking at eye diagrams. The circuit Data output goc.5 into the tau-tron Bit Error 
Rate receiver model SRX-1101. 
The input signal sensitivity of the decision circuit vs. the bit rate is shown in 
Figure 5.18. The input sensitivity is defined as the signal amplitude needed to 
maintain a 10-9 BER. The sensitivity performance is good even at 600Mb/s. Next, 
keeping a constant bit rate of 600Mb/s, the BER is measured as the input signal 
amplitude varies. The resulting graph of BER vs. input signal strength is shown in 
Figure 5.19. These results show that operation of the decision circuit at 600Mb/s is 
possible, but has penalties of slow rise and fall times of the output signal and a 
degradation in the input sensitivity which decreases the input dynamic range. 
5.2.3 DC Coupled Application 
The circuit can be used for OC coupled applications with the input 
configuration of Figure 5. lc. However, the use is limited to applications where 
there are frequent transitions in the. data signal, such as is typical of 
telecommunication applications. Also, the data cannot be of a duty cycle much 
different than 50%. For this circui~ the decision re(erence voltage is derived from 
the OC average value of the data signal over a much longer time constant than the 
pulse width. This is because of the low-frequency limitation of the feedback loop. 
The characteristics of Inter and Intra-office computer communications are 
typically those of short bursts of digital data followed by dead spaces, where no data 
is transmitted. Although these data bursts often have a "preamble" of .sacrificial 
data transition bits for the receiver to establish a reference voltage for the decision 
threshold, it must be set fast enough or errors will be made in the binary logic 
decisions for the first true data bits. This application is known as Burst Mode. 
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Est.abliihing the decision threshold require5 more sophistic.ation than scming the 
average value of the data signal over a period of time for this application [ 16 ). 
The circuit configuration of Figure 5. lc was used with a 2 7-1 psuedo-random 
word bit pattern. The functionality of the configuration was verified, and sensitivity 
results similar to the AC coupled configuration were measured. Typically, AC 
coupling should have superior scmitivity over OC coupling because of the band 
limiting provided by the coupling capacitor. This limits the noise into the decision 
circuit 
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Figure 5.15: Eye diagram of Data output@ 600Mb/s 
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CHAPTER 6 
CONCLUSION 
The design and operation of a data quantiz.cr cirruit for fiber-optic data-link 
applications has been verified. The circuit implements the design criteria for the 
decision circuit in an optical receiver, but with superior performance compared to 
other available decision circuits. 
There was good agreement between -the design calculations and the 
simulated results. The circuit operation was as predicted by the design using 
parameters obtained from the PSPICE simulation models of the CBIC-U 
transistors. The new circuits were implemented with available components on the 
existing base chip that had formed a preamplifier circuit. lbis made the design 
similar to that of using an array layout Excellent results were obtained. 
A correlation of bandwidth to the bit rate was investigated. Although the 
bandwidth helps determine the maximum bit rate, it does not necessarily limit it 
Other factors such as the BER requirements strongly determine the maximum bit 
rate. Optical communication standards such as SONET place specifications on the 
shape of the opening of the eye diagram as a factor in determining bit rates. 
Through the use of feedback, input offset cancellation is achieved with no 
degradation to the data signal. This can replace trimming of the input offset, which 
requires an additional testing step for every IC to be manufactured. It also enables 
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the UJe of OC coupling. for some limited application&, in a decision circuit that 
primarily was linti ted to AC coupling only. 
The test configuration of Figure 5.1 b, using the OC feedback loop, initially 
had proble~ with noise on the connection to the external capacitor CP. The 
feedback loop was working. but with 10 to 15 mV measured on the external wire, 
the input signal strength had to be much larger. Most of the external circuit wiring 
used striplines on the pc-board; unfortunately, the feedback loop had to be 
externally wired. Shielding the wire improved the performance only slightly. 
Putting a !KO external resistor in series with the loop as close as possible to the D2 
input formed a voltage drop which significantly decreased the noise input to D2, but 
allowed the same feedback current to pass. This allowed the same input sensitivity 
as in the open-loop case. 
Also, for a good comparison of AC to OC coupling to be made, a lower noise 
set-up would be needed, such as mounting on a HIC instead of a pc-board, with 
miniature external components. In this set-up, additional components should not 
need to be added to decrease noise effects. 
Overall, the circuit is useful for many optical data link applications, with 
good input sensitivity and wide dynamic range. This performance extends up to bit 
rates of 600Mbaud. 
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